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ABSTRACT
Today’s graphics processing units (GPU) have tremendous
resources when it comes to raw computing power. The sim-
ulation of large groups of agents in transport simulation
has a huge demand of computation time. Therefore it seems
reasonable to try to harvest this computing power for traffic
simulation. Unfortunately simulating a network of traffic
is inherently connected with random memory access. This
is not a domain that the SIMD (single instruction, multi-
ple data) architecture of GPUs is known to work well with.
In this paper the authors will try to achieve a speedup by
computing multi-agent traffic simulations on the graphics
device using NVIDIA’s CUDA framework.
KEYWORDS: multi agent simulation, large-scale simula-
tion, GPGPU, GPU, multi-core, CUDA
1. INTRODUCTION
Over the last decade, the graphic cards found in common
home PCs have evolved from mere display devices over
3D rendering devices to today’s generally programmable
multi-core devices. There has been some research on har-
vesting the computational power of GPUs[19] [2] [17] [6]
based on OpenGL and DirectX. But it proved to be rather
cumbersome to express general algorithms in terms of tex-
tures and 3D operations. Also, the absence of any other
data primitive than float numbers has been a drawback
for many possible applications. Lately relevant graphics
device companies (NVIDIA and ATI/AMD) have come
up with frameworks (SDKs) to program GPUs for gen-
eral problems. These SDKs are named CUDA[7] and
FireStream[1]. Nowadays in the presence of these SDKs
the premises have changed rather dramatically. It has be-
come feasible to take a given –CPU-based– algorithm and
convert it for GPU execution rather straight away.
Problem domains like fluid simulation or molecular dy-
namics, where a small amount of code has to be run on
a huge amount of independent data, successfully adopted
the GPU as their computational needs intrinsically fit into
the SIMD architecture of the GPU.
Simulation of networks –or, as in this paper, of traffic
networks– have in common that they move entities over a
randomly connected network. This highly depends on the
use of random access memory and dynamic data structures.
Thus, the architecture of GPUs is seemingly not the best fit
for their demand. Nevertheless the GPU still has remark-
ably fast access to the main memory, albeit without a big
cache. On modern CPUs sophisticated caching techniques
help to speed up random memory accesses. The CUDA
framework tries to mask the lack of caching by comput-
ing other threads, while one thread has to wait for a global
memory access. Therefore it might be possible to bene-
fit from the multi-core architecture and the fast memory,
though it might not carry the high yield that other domains
can achieve.
In this paper the NVIDIA Framework CUDA is used for
implementing a traffic simulation. The outline of this pa-
per is as follows: After presenting the related work in the
next section we will recall some fundamental facts about
the hardware used as well as the queue traffic simulation
that will be implemented in Section 3. In the fourth section
we will describe the various different data structures and
variations of the queue simulations algorithm we bench-
marked. The results of the benchmarking will be presented
in Section 5 and a conclusion will be given in the last sec-
tion of this paper.
2. RELATED WORK
The MATSIM [22] framework has been used thoroughly
in large scale traffic simulations. It is known to deliver
plausible results in terms of every day traffic. The MAT-
SIM framework uses genetic algorithms to simulate typical
weekday traffic. It starts with an initial demand, computed
from several data sources, e.g. census data, questionnaires.
This initial demand consists of complete activity chains for
all agents for the whole day. This demand is then executed
with a mobility simulation, summing up the experienced
travel times delays and times of activity for every agent.
After each iteration, new plans are being calculated, based
on the results of the simulation run. Therefore a fitness
function, which determines how the experienced travel/ac-
tivity times should be rated, is defined and genetic algo-
rithms generate new mutations of the executed plans with
respect to this fitness function. The new plans will be exe-
cuted in the simulation again. This process converges to a
Nash equilibrium. The range of iterations necessary for the
system to move towards a Nash equilibrium can vary from
a few iterations up to several hundreds. Therefore reducing
the execution time of the mobility simulation is of great in-
terest. There are different implementations of the mobility
simulation in the MATSIM framework. The most advanced
is the Java-based implementation of the queue simulation
algorithm [3]. Although it has been tried to implement a
multi-core version of the queue simulation on a Beowulf-
cluster the results implied, that the Ethernet latencies –even
on an Gigabit network– make it difficult to gain a decent
speedup by adding more clusters. A solution was the use
of special Myrinet network hardware, but the overall cost
of such a cluster is high [4]. We therefore concentrated
on optimizing the single-CPU version of the queue simula-
tion in recent years. To use cheap commodity hardware to
speedup the simulation on a single computer would be of
great benefit. In this paper several GPU based versions of
this queue simulation algorithm will be presented to gain a
relevant speedup on a single computer system.
The GPGPU toolkits have been widely adopted by re-
searchers and industry alike. Todays GPUs are used in
many fields, for example in molecular dynamics [18], gas
and fluid dynamics [16], astro-physics [10, 11], for cou-
pled map lattices [14] genetic programming [23], graph
algorithms [12] as well as DNA sequencing [24] or even
database queries [15]. Most of these examples bear in com-
mon, that they involve very computation-intensive opera-
tions and are known as being highly adaptable to a SIMD
architecture. GPUs are optimized for SIMD operations, as
most of the traditional duties in the field of rasterization of
3D images can efficiently be computed in that way.
We retrieved only three papers dealing with multi-agent
simulation and GPU computation alike. Two papers were
either restricted to the ant model of multi-agent simulation
[8] and therefore nor concerned with network topologies
or just benchmarking the GPU with multi-agent games like
"game of life" [21]. Permulla et al. [20] released a prelimi-
Table 1. Technical Data Of GPUs Used
GeForce 8600 GT
Num. cores 32
Clock rate 1.18GHz
Mem. bandwidth 7638 MB/s
GeForce GTX280
Num. cores 240
Clock rate 1.3GHz
Mem bandwidth 120 GB/s
nary paper on field-based vehicular simulation with GPUs.
This paper does not present any results though. The topic
of network simulation on GPU is shortly discussed in [5], a
report on benchmarking GPU applications. It implements
the MITSIM [9] algorithm on a GPU. To our knowledge
there is no other paper dealing with network based multi-
agent simulation at this time.
3. PRELIMINARIES
In this section we will shortly describe, which GPU archi-
tecture we will use as well as how the CUDA framework
is structured. Furthermore we will summarize the queue
simulation algorithm and the necessary data structures.
3.1. The NVIDIA GPU And CUDA Framework
NVIDIA GPUs can be found in roughly 70 million PCs
and notebooks around the world. The recent G80 series
of NVIDIA GPUs had up to 128 cores and 1GB of mem-
ory. The newer G200 series reached a computational peak
of 1 TFlop (single-precision floating point operations per
second). In this paper one G80 series GPU, namely the
Geforce 8600GT and one GPU of NVIDIAS latest G200
series (GTX280) will be used. Table 1 gives an overview
of the number of cores and the clock rate of either RAM
and GPU for these models as well as their typical mem-
ory bandwidth. The older G80 GPU is assembled on a
passive-cooled graphics card, the memory bandwidth is no-
tably lower than that of average G80 cards. The latest
version of the CUDA framework (Version 2.0) [7] under
Windows XP is used to implement our algorithms. The
CUDA framework is an extension to the C language that
enables us to write code for CPU and GPU in the same
file. It therefore is rather easy to program in for any experi-
enced C/C++ programmer. It basically adds the keywords
__device__, __global__, __host__ as method
decorators to indicate whether the methods are run on the
host CPU or the GPU and from where they could be called.
Additionally it adds a syntax for describing with how many
parallel threads a method should be started. Methods de-
clared global are so called "kernels". These kernels could
be called from the "host" (the PC/CPU the graphics device
is running in) and run on the GPU. These kernels run si-
multaneously on different data sets in multiple threads of
execution.
As we only have a limited number of "real" hardware pro-
cessors, threads are joined to thread blocks, which again are
bundled to a grid of thread blocks. This distinction is neces-
sary as a block of threads (with recently up to 512 threads)
is sharing a set of registers as well as a rather small on-
chip memory area. Threads running in the same block can
be synchronized with each other, whilst threads amongst
block of threads cannot be synchronized. Threads within
a block can also access a small amount of additional local
shared memory. Though only up to 512 threads can make
up one block of threads the grid of blocks can run thousands
or even trillions (the actual upper limit of individually in-
dexable threads being 65536 × 65536 × 512) of threads in
parallel.
The architecture of the G80 series consists of 16 multipro-
cessors with 8 thread processors each, summing up to 128
processors that can execute kernels in parallel. Blocks of
threads are run in warps of 16 threads. Reads and writes to
global memory can be done in random access, i.e. the SDK
offers gather and scatter operations. Nevertheless, as there
is no effective caching in place, this access gets expensive
when it does not obey a rather strict regime of SIMD exe-
cution. To avoid this, a block of threads will be suspended
when an out of order memory access is demanded. While
this block of threads waits for the memory access to be
done, other blocks could do some work. A rather high num-
ber of threads is needed to mask these out of order memory
accesses. It is important to maintain a high rate of memory
accesses that are indexed by the actual thread ID, as these
–so called coalesced– accesses could be handled in an opti-
mized fashion resulting in a latency an order of magnitude
smaller.
3.2. The Queue Simulation
The queue simulation algorithm uses a graph for represent-
ing the traffic network. The streets are represented by links
in the graph and the junctions by the nodes of the graph.
This network is filled with agents. Every agent has a pre-
defined plan for the whole day. This plan contains a suc-
cession of activities each with a route to travel from one
activities location to the others.
3.2.1. Data Structures For The Queue Simulation
For implementing the queue simulation we basically need
dynamic fifo (first-in first-out) queues. As it is not possi-
ble to allocate memory on the fly while executing kernels,
we must find a way to safely allocate some upper limit of
memory for all data structures. Fortunately it is possible
to make reasonable assumptions about the biggest size the
queues can have.
One queue holds all vehicles traveling along the link. This
queue is limited by the maximum number of vehicles the
link has space for, often calculated as
spacelink = length ∗ lanes/carsize
A second queue is needed to hold vehicles, which are ready
to leave a link in the actual timestep. The maximum size
of this queue is given by the flow capacity of a link in the
given timestep. For every link the flow capacity is the max-
imum number of vehicles that can travel the link in a certain
timestep. The timestep used in our simulation is usually 1
second.
sizebuffer = capacityflow ∗ ∆ttimestep/∆tflowperiod
Therefore the maximum size of both queues is known and
can be allocated before a simulation is run.
3.2.2. The Simulation Loop
The queue simulation of traffic is based on a rather sim-
ple algorithm. Above defined buffers are used for storing
vehicles, that are moving on the streets. Each link holds ve-
hicles, that travel along, in a queue. When a vehicle enters
the links queue, the minimum time duration is calculated
that the vehicle has to spend on the link using the given
maximum speed allowed on the actual link.
timelink = maxSpeedlink ∗ lengthlink
Vehicles stay in this queue until they have traveled the link,
i.e. this above time is spend. They are ready to leave the
link when two more conditions apply. First, no more vehi-
cles can leave the link than the link has flow capacity for
this timestep. To assert this condition the second buffer for
outgoing vehicles with its confined space is used. Vehicles
are being moved from the link to this buffer only if there is
still room in this buffer. Second, a vehicle in this buffer can
leave if there is space left in the destination links queue.
The movement code of the queue simulation is drafted in
pseudo code in listing. 1. This code does not handle inser-
tion and removing of vehicles on their source and destina-
tion links. This is handled in an additional step in an extra
kernel execution. As we can see from the code, each simu-
lation step consists of two large loops. Each moveLink()
call is independent from each other, as it only accesses the
link and the buffer of a link. The whole loop could eas-
ily be executed in parallel. As we have a few thousands
to hundred thousands of links in an typical simulation, this
void sim ( ) {
whi le ( t ime != end ) s i m s t e p ( ) ;
}
void s i m s t e p ( ) {
t ime ++
f o r a l l l i n k s : moveLink ( )
f o r a l l nodes : moveNode ( )
}
void moveLink ( ) {
d e p a r t = g e t d e p a r t u r e t ime of f i r s t veh i n queue
whi le ( d e p a r t < now && b u f f e r . hasSpace ( ) )
{
move veh t o b u f f e r
remove veh from l i n k
d e p a r t = g e t d e p a r t u r e t ime of n e x t veh i n queue
}
}
void moveNode ( ) {
f o r a l l incoming l i n k s b u f f e r s :
{
whi le ( b u f f e r i s n o t empty )
{
d e s t = d e s t i n a t i o n l i n k o f f i r s t veh
i f ( d e s t . hasSpace ( ) )
{
move veh on t o p t o d e s t i n a t i o n l i n k
} e l s e {
/ / i f f i r s t veh ca nn o t l e a v e , none can
break and re turn ;
}
}
}
}
Figure 1. Pseudo Code For Transport Simulation
also yields a sufficiently high number of threads to mask
the necessary out of order memory accesses.
The calls to moveNode() are completely independent
too. Although the buffers insert the vehicles into differ-
ent queues of the vehicles destination links, these links are
all only connected with this one node, so all nodes can be
run in parallel without mutually competing for link spaces.
Using the nodes to distribute the outgoing vehicles gives us
distinct control over the priorities these links have at a cer-
tain node. It is therefore possible to prioritize e.g. the main
road. The drawback of this in terms of parallel execution is
that we have this double nested loop in the moveNode()
method, leading to a highly serial execution path. This
causes some additional uncoalesced read/write operations.
To run our code on the GPU we declare the moveLink()
and moveNode() methods as kernels and call them with
an appropriate number of threads. The overall number of
thread is of course the number of links (respectively nodes)
in the network, so that every link/node is run in a separate
thread. As been said, the CUDA framework is basically the
C language with some concepts for kernel definition and
execution added. It is rather straightforward to implement a
naive version of the traffic simulation. With the basic algo-
rithms above, the queue simulation is easily implemented
on a CPU. It is parallelized by declaring some portions of it
–namely the moveLink() and moveNode() methods–
to run it on the GPU. This is done by declaring the meth-
ods as "kernels" and changing the calling code to reflect the
number of threads to run in parallel.
In the further paper this implementation will be used to run
the simulation. Only the underlying data structures of the
buffer will be changed to achieve speedups.
3.2.3. Handling Of Activities
In our simulation every agent has a structured plan for the
whole day. This plan consists of activities and routes be-
tween these activities. Obviously, for a traffic simulation
the routes between the activities are the interesting bits.
Therefore executing an activity is done by having the agent
"wait" for the end of the activity somewhere outside the
traffic simulation.
Each agent starts and ends with an activity called "home".
In between these two activities he can do numerous other
activities, e.g. "work", "school", "leisure", "shopping".
This daily plans data structure is held in a big array for all
agents and there is an additional administrative array hold-
ing pointers to the beginning and end as well as to the actual
position within the plan for each agent. Each activity in a
plan has a defined departure time. Each route is a sequence
of links the agent has to travel. Each time the agent passes
a link the position pointer of the agent’s plan is increased.
This also is done, when the agent leaves an activity.
When an agent reaches an activity, he/she is removed from
the traffic simulation as the attended activity is outside of
the traffic simulations scope. When the departure time for
an activity is reached, the agent is inserted into the traffic
simulation again. A separate kernel is responsible for tak-
ing care of this process. At every timestep this kernel runs
over the plans of all agents in parallel and checks whether
the plans position of this agent points to an activity and if
so, if a particular agent needs to be inserted into the traf-
fic simulation again (i.e. he is attending an activity and
activity’s end time is reached or passed).
This is probably not the most efficient implementation of
the insertion process and will most likely not scale well
with increased agent count. There are several ways to alle-
viate this problem in future versions of the simulation, but
as these optimizations would be most likely GPU specific,
this is beyond the scope of this paper. The question this pa-
per wants to answer is, if it is possible to gain a speedup by
using GPU hardware and mostly CPU oriented algorithms.
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Figure 2. Administration Structure For Vehicle Data On
Link/In Buffer
4. IMPLEMENTATIONS
4.1. Data Structures
When programming in Java or C++ there are libraries of
several dynamic data structures in place one can rely on
when it comes to implementing buffers. In the CUDA
framework, these data structures are absent. Therefore all
dynamic data structures have to be implemented manually.
Namely this is the fifo buffer needed for the queue simula-
tion. As there is no way to allocate/deallocate memory in a
kernel, all memory has to be previously allocated by using
the maximum sizes mentioned above.
The dynamic queues on the GPU will be implemented by
using two distinct blocks of data. One big unstructured
piece of memory stores the actual vehicle data. Another
array of administrative data points into this big array of ve-
hicle data. It holds the start, end and insertion positions of
the respective link or buffer. Similar data structures have
been utilized for graph search algorithms[12] before.
4.1.1. Array Of Structs
In Fig. 2 you find the typical data structure for link admin-
istration. For every link it contains information about the
starting position of this links data in the big vehicle array
as well as the end position and the insertion point for the
next vehicle. The position member tells us how many of
the queues slots are actually filled with cars right now. If
pos == start, as it is to the beginning of the simulation,
there is no car in the queue, otherwise all cells from start
to pos are filled with car data. The integer values start, pos
and end refer to indices inside of the big chunk of unsorted
car data. If we add a vehicle to the link or buffer we insert
it at the position pointed to by the pos member of the struct
and increase this member by one to point to the next free
space. If we, on the other hand, want to remove one car
from the start of the queue, we have to move all remaining
cars one position nearer to the start and decrement the pos
pointer to point to the now empty slot.
In the case of not using the moveNode() method an
atomic operation is necessary to ensure that no cars get
lost is the increase of the pos pointer, when a vehicle is
moved from the buffer to the links queue. CUDA provides
a method to receive the content of a global memory position
and increase it in one atomic operation. This content point
to a unique memory position within the buffer, which is re-
served for the thread that issued the atomic operation. If the
received position is before the end position of the particular
link, the vehicle can move there, otherwise the destination
link is full. No other buffer can index this position anymore
as the position pointer is already increased by one. Perfor-
mance results in figure 6 (marked as AOSNODES) show
that this implementation of the administrative data struc-
ture bears some drawbacks. Two neighboring threads have
to access memory with an offset of the size of the struct
in figure 2. This leads to uncoalesced memory accesses.
This comes with a high performance penalty. To ease the
uncoalesced memory accesses it is necessary to align the
data accessed by two neighboring threads by 8, 16, 32 or
64 bytes. This can be achieved by a rather simple transition
of the data structure.
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Figure 3. SoA Layout For The Administrative Structure
4.1.2. Struct Of Arrays
Instead of using an array filled with structs of the above
layout, this struct is changed to hold pointers to arrays of
a simple data type, i.e. an integer value in this case. This
will –in terms of memory access– give lead to a memory
layout that better aligned with thread indices. Two adjacent
kernels will have adjacent memory accesses, separated by
4 byte integers, which enables coalesced memory accesses,
the fastest way to access the global memory from a thread
block. In terms of the implementation it is also a simple
optimization step, as one only "shifts" the index to the right.
This has been done to all administrative memory layouts
and the allocation code has to be slightly adopted. The
changes layout of the data structure is illustrated by fig.
3.This Struct of Arrays (SOA) layout has been suggested
from the CUDA team [13].
The actual struct is to change from the form in fig. 4(a)
to that in fig. 4(b). Likewise the implementation needs
changes. A former expression
int size = array [index ]. pos − array[index ]. start ;
will change to
int size = array .pos[index] − array . start [index ];
This transition could be done in a nearly mechanical way.
It was applied to the buffer and the link’s and agent’s
administrative structs. Results of this simple data structure
"optimization" could be found in figure 6 as SOANODES.
QueueAdmin{
i n t pos ;
i n t s t a r t ;
i n t end ;
}
(a) AoS before
QueueAdminSoA{
i n t pos [ ] ;
i n t s t a r t [ ] ;
i n t end [ ] ;
}
(b) SoA after
Figure 4. Translation Of The Struct From AoS To SoA
4.1.3. Ring Buffers
Another drawback of the above implementation is the need
to shift remaining vehicles in the buffer whenever a vehi-
cle is removed. This leads to performance penalties in a
congested situation, when only a small amount of vehicles
is allowed to leave a link and all remaining vehicles must
be moved forward each timestep. This causes uncoalesced
memory accesses, which should be avoided. A common
way to avoid this is the use of ring buffers known from file
I/O implementations. A possible ring buffer data structure
is given by the following struct, as illustrated by fig. 5.
QueueAdminRing {
i n t s t a r t [ ] ;
i n t l e n [ ] ;
i n t ep [ ] ;
i n t c o u n t [ ] ;
}
The ring buffer comes with some extra overhead in admin-
istrative data and effort. The ring buffer implementation
A rray o f n
S tart[n ] ep [n ]
A rray o f n
C o u n t[n ]
A rray o f n
.
.
.
A d m in D ata S tru c t
S tru c t w ith rin g b u ffer ad m in
In d ex
0
1
n
E C LS
E C LS
E C LS
A rray o f a ll v eh ic le d a ta
V eh V eh V eh V eh E m p tyE m p ty ...
len [n ]
A rray o f n
Figure 5. Administration Structure Implemented As A Ring
Buffer
above has one start pointer, that is pointing into the vehi-
cles block to indicate this links first memory position as
before. The other members of the struct are relative to the
start position. The len member gives us the maximum size
of this buffer. So start + len point behind the last element
of this buffer. The ep (extraction point) member indicates,
where the first element of the actual queue resides. The
count member is also relative to the extraction point mem-
ber and indicates how many units are in the queue right
now. Vehicles are removed from a memory position calcu-
lated by
postop = start + ep.
Up to count vehicles can be removed from there, calculat-
ing the next position as
nexttop = start + (ep + i) mod len,
where i runs from 0..count -1. We can insert up to len -
count vehicles at the insertion position calculated as
posinsert = start + (ep + count) mod len.
Insertion and removal of vehicles do not need to move any
existing vehicles anymore, enhancing situations where the
AOS data structure was not performing well. The size
of our administrative data structure is increased by one
integer which could result in performance losses in the
uncongested timesteps of the simulation. Results show
that the ring buffer implementation clearly outperforms the
AOSNODES version in all simulation runs, gaining even
more advantage with higher network load.
4.2. Separate Vehicle Movement
One additional code mutation was implemented deal-
ing with the actual movement of vehicles within the
moveNode() code. This code variant was only imple-
mented for the best performing data structure RINGN-
ODES. The (uncoalesced) movement of vehicle data within
the inner loop was replaced with a simple integer write into
a new index array. In a separate kernel, the actual move-
ment of the vehicles was computed. This movement could
then be performed in a more coalesced manner. Only the
index writing was out-of-order. The performance improve-
ments of this where not as big as expected, although this
variant turned out to be the fastest on the GeForce 9800 GT
card, the improvement was small and could not be repro-
duced on the GTX280.
5. PERFORMANCE RESULTS
Several samples of an existing simulation run of the traffic
in the Zurich area were chosen to benchmark the perfor-
mance of the data structures. Samples of approximately
850k agents (100%), 425k agents (50%), 212k agents
(25%), 85k agents (10%) down to a mere 8500 agents (1%)
were used. The network consists of about 37k links and
24k nodes.
First, all of these samples were run on our highly optimized
Java version of the MATSIM mobility simulation. As the
two implementations, the GPU approach on the one hand
and the optimized Java implementation on the other, differ
in their algorithms rather significantly the measured per-
formance is not easily compared. The Java version does
additional operations (e.g. creating events) that are not im-
plemented in the GPU version. On the other hand this ver-
sion is capable of disabling links with no traffic, therefore
being highly inexpensive when there is no or little traffic in
the network. Despite these differences the comparison still
gives a rough idea of the performance improvements of a
GPU implementation.
The simulation was run with the differently sized agent
samples on the CPU and the two GPUs. The Java and
the CPU versions were run on a Intel Pentium Dual Core
2.2 GHz, the GPU version on a desktop computer with a
GeForce 8600 GT and one with a GTX200. The technical
data of these cards could be found in table 1. The perfor-
mance results can be found in fig. 6 for the older GeForce
8600 GT and in fig. 7 for the GTX 280. To get a better un-
derstanding of which part of the speedup must be attributed
to not using dynamic data structures and the Java language
we implemented a CPU version of the CUDA C-like code,
which was executed on a single core at 2.2Ghz. As we
can see from fig. 8 the CPU version was slower than the
Java version for the simpler implementations, but a little
bit faster for the RING variations. It is also interesting to
notice the difference in caching schemes between CPU and
GPU which results in the SoA approach to be even a little
slower than the AoS implementation on a CPU. This is in
stark contrast to the 8600 GT results in fig. 6, where the
SoA implementation was significantly faster on all runs.
On the GPU the different samples were run for the three
given data structures (array of structs (AOSNODES), struct
of arrays (SOANODES) and ring buffer (RINGNODES)).
One additional run (RINGNODES2) was benchmarked
with the separated vehicle movement. The speedups in
these diagrams are relative to the Java versions runtime.
As we can see from the results on the GeForce 8600GT
our naive implementation can at least compete with the
Java version. Using a data structure more suitable for our
needs will bring it up to a speedup of nearly 5.5 over the
Java version. Changing the movement code for the vehi-
cles improves the performance not necessarily, though. On
the newer GTX280 all runs were faster than the Java ver-
sion. The GTX280 has 7.5 times the number of processors
of the GeForce 8600GT, therefore it should give us an per-
formance improvement of this magnitude as well. It appar-
ently does so for the data structures AoS and SoA, as the
speedup is around 8 for these data structures. With the more
sophisticated ring buffer, it reaches a speedup of over 60.
This must be attributed to the improved memory manage-
ment of the GTX280 and the much higher memory band-
width this card offers. This is a very promising result, as
it implies that our implementation will automatically profit
from coming hardware improvements.
Figure 6. GeForce 8600GT Speedup Relative To Java Imple-
mentation
Figure 7. GTX 280 Speedup Relative To Java Implementation
Figure 8. Single CPU Speedup Relative To Java Implementa-
tion
6. CONCLUSION
As one can see from the above results these simple "op-
timization" leads to a performance gain around the fac-
tor 6 from an unsuitable data structure to the ring buffer
implementation. A speedup of up to 67 times compared
against out highly optimized java version was achieved.
This speedup was achieved by using proper data struc-
tures adopting an algorithm developed for CPU usage. The
GTX280 GPU could simulate up to 16000 seconds within
one second of realtime with an relevant population sample
(10%). Some more peak realtime speedups could be found
in table 2. Though the experienced speedup of 67 on 240
cores running at about 1Ghz to one core running on 2.2 Ghz
is not even near the theoretical optimum it must be said that
this was never the goal of this paper. Given that the prob-
lem domain is not a good candidate for SIMD processors
the speedup is nevertheless remarkable. Besides that, this
speedup was gained by using hardware that ammounts a
total of about 500 Euro.
Table 2. Speedup Against Realtime For Different Number Of
Agents
Impl 10%k 25% 50% 100%
Java opt. 462 308 181 108
GPU 8600 GT 1419 1077 816 585
GPU GTX280 16.383 12.892 9695 6699
Nevertheless the code is far from being optimized. Several
well known parallel algorithms like prefix scans or double
buffered techniques could be used, to speed up the simula-
tion code. This implementation uses the simplest possible
way to activate the agents, i.e. to look at every agent in
every timestep and check if it needs activation. This seems
a candidate for further optimization. It apparently does not
scale very well with increasing agent count. Profiler runs
with the actual implementation indicate that this part of
the program gets the dominant factor with increasing agent
count. Still it should feasible to "sort" the agents into some
buckets, regarding their planned departure time and then
only inspect that one bucket for every timestep, that hold
the agents with a departure scheduled for this timeslot. Not
having truly dynamic data structures might be problematic,
as one would have to reserve space for all agents in every
bucket, to make sure we can handle every thinkable con-
stellation of departure. On the other hand, one might fill
smaller buckets and mark them with an timestep, having
to run over some smaller buckets with the same timestep
instead of one large. To investigate further improvements
will be part of our future research.
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